ECE552H1
UTSGComputer Architecture
Performance analysis and metrics and cost. Instruction set architectures. Instruction-level parallelism: pipelining, superscalar, dynamic scheduling, VLIW processors. Data-level prallelism: vector processors, GPUs. Thread-level parallelism: multiprocessors, multi-core, coherence, simultaneous multi-threading. Memory hierarchies: caches and virtual memory support. Simulation tools and methods. Limited Enrollment.
View full details on the UofT Academic CalendarPrereq: ECE243H1 or ECE352H1
0%
liked
Easy0%
Useful0%
0
comments
0
ratings
Course Info
DepartmentECE
CampusUTSG (St. George)
Level500
Hours36.6L/12.2T/18.3P
What do you think of ECE552H1?
Reviews
No reviews yet — be the first to share your experience.